XCV50-4PQG240C

Field-Programmable Gate Array, QFP240, –0.5 to 3.0 V, Fully PCI compliant

Rated 5 Rating 5 | reviews | Write a review

Price:: US $16.00~20.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $16.00~20.00

PartNumber:: XCV50-4PQG240C

Brand:: Xilinx, Inc - Xilinx | Pack: QFP | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Ellen's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-10-11

From Other Seller

Part Number:XCV50-4PQG240C
US $16.00 - 20.00
EKY-160ELL121MF11D

US $0.10 - 1.00 / Piece
(0) Remove
IRFP264NPBF

US $1.20 - 2.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XCV50-4PQG240C Field-Programmable Gate Array gives users high performance, abundant logic resources, and a rich feature set, all at an exceptionally low price. The XCV50-4PQG240C offers densities ranging from 15,000 to 200,000 system gates. System performance is supported up to 200 MHz.

Parametrics

XCV50-4PQG240C absolute maximum ratings: (1)Supply voltage relative to GND: –0.5 to 3.0 V; (2)Supply voltage relative to GND: –0.5 to 4.0 V; (3)Input reference voltage: –0.5 to 3.6 V; (4)Input voltage relative to GND(3) 5V tolerant I/O: –0.5 to 5.5 V, No 5V tolerance: –0.5 to VCCO+0.5 V; (5)Voltage applied to 3-state output 5V tolerant I/O: –0.5 to 5.5 V, No 5V tolerance: –0.5 to VCCO+0.5 V; (6)Storage temperature (ambient): –65 to +150 ℃; (7)Junction temperature: +125 ℃.

Features

XCV50-4PQG240C features: (1)Second generation ASIC replacement technology: Densities as high as 5,292 logic cells with up to 200,000 system gates, Streamlined features based on Virtex FPGA architecture; (2)System level features: Fully PCI compliant, Low-power segmented routing architecture, Full readback ability for verification/observability; (3)Versatile I/O and packaging: Pb-free package options, Low-cost packages available in all densities.